Abstract-In this paper a NAND flash memory controller was designed. For the best use of NAND type flash memory we design a new Arithmetical and Logical Unit (ALU) for calculating increment, addition, subtraction, decrement operations etc. In this memory controller we design single memory cell, memory module, a decoder etc. These all are encapsulated inside a controller and this is on top most in hierarchy. NAND flash memory is a non volatile storage media used in today daily life electronic equipments. NAND flash memory is programmed on page by page basis. Typically programming time is very less few micro second per page. This NAND flash memory controller architecture can be used with a real secure digital card, multimedia card (SD/MMC), digital cameras etc. The NAND Flash memory controller can be an internal device, built into the application processor or host, or designs can incorporate an external, stand-alone chip. Experimental results show that the designed controller give good performance and full fill all the system specifications. We have used FPGA chip for download our code.
INTRODUCTION
Flash memory is being widely used as a storage medium in mobile devices because of its low power consumption, small form factor, and high resistance to shock and vibration. As the density of a flash memory chip increases and the price continues to drop, the flash memory is being adopted in more diverse storage applications. Flash memory is the combination of two technologies-EPROM and EEPROM. The term "Flash" means -A large chunk of memory (memory cell) could be erased at one time". On the other hand in EEPROM each byte is erased one by one manner.
Flash memory has characteristics that are different from conventional storage devices such as HDD. Thus, specialized hardware and software are required to use flash memory as a storage device. The role of flash memory software is particularly important because it has to deal with the peculiarities of flash memory. It also needs to be diverse because flash memory is used in a wide spectrum of applications ranging from micro-embedded systems (e.g., a sensor-node) to large-scale servers [5] . Flash memory controller offers higher capacity for fast data transfer and random access of memory in I/O operations [1] . It is possible to design a simple memory mapped interface to hardware with NAND flash memory. NAND flash memory controller has also a bidirectional bus in between peripheral devices and controller, controller internal bus for various functional blocks and controller with memory connections. For the improvement of product lifetime and system performance we always design an excellent NAND flash memory controller. Single Level Cell (SLC) and Multi Level Cell (MLC) two techniques are used for storing data in memory cells. SLC offers 100,000 erase program cycle while MLC offers about 10,000 erase program cycle [2] .
NAND flash memory controller has also a bidirectional bus (Data, Address, and Control). NAND flash cell are placed together for saving 60% cell size over NOR flash cells. NAND flash memory controller provides a serial access of data blocks in a very high speed [6] . Single Level Cell (SLC) and Multi Level Cell (MLC) two techniques have been used for storing data in memory cells. A software called Flash Transaction layer (FTL) use for wear leveling and bad block management technique. All vendors provide FTL software [9] .
The pipelining and parallel processing concepts are applied for systematic design approach of a systolic array processor. The systolic array architecture and iterative Very Large Scale Integration (VLSI) architecture is applied for good performance. It makes the circuit design easy for implementation [8] .
II. NAND FLASH MEMROY CONTROLLER ARCHITECHTURE
The capacity of NAND flash device is improved day by day, architecture are also improved day by day. Latest overall structure of NAND flash device is looks very similar to its conventional structure. A NAND flash controller implements memory mapped interface [10] . A multiplane array packs contains its own set of Cache/Data registers, more memory cells on a die and partitioned it into several plans. In multiplane array packs all operations performs parallels. Inside a single flash array operation time multiple pages of data can be programmed, read, write, fetched etc. so average data access time is small. In multiplane commands some addresses are restricted. widely used in storage devices. One more r for flash memory is as a replacement for h memory does not have the mechanical latencies of hard drives, so a Solid State attractive when considering speed, consumption, and reliability. It always follo Flash Interface (ONFI) standard [3] .
In NAND flash device we have mai block, control logic, NAND flash array. array includes two dimensional NAN Row/Column address decoder and cache [11] . It has a shared, multiplexed, bidirecti address and data) I/O bus. Figure-1 sh diagram of a NAND Flash Memory multiplane array packs contains its own se registers, more memory cells on a die several plane. In multiplane array packs, a performed in parallel. Thus, inside a sin multiple pages of data can be programm fetched, so average data access time multiplane commands some addresses are re NAND flash chip with multidie and multi always increase performance, reduce t average time, and increase parallel executio [7] . NAND flash devices are programmed o basis. Typically programming time is a few second per page. NAND flash cell can be p erased only for limited time period (100,00 and 10,000 times for MLC) before it fails. limitation, flash memory performance has b using wear leveling technique. The techni memory cell use evenly to different physic entire flash device is used equally to imp flash memory [2] 
A. Single Micro cell Module
In the simulation result, the NAN simulated using Xilinx ISE So simulator. As shows in Figure 2 
B. Full Adder
The simulation of full adder c Software and modelsim is shown view of full adder was generated a displays the internal architectur modelsim waveforms are displayed the sum and carry output. Sum tak one input is high and carry operati two inputs are high. 
C. Arithmetic and Logical Unit (ALU)
In the simulation, results of Arithmetic a (ALU) have been used in Xilinx ISE modelsim simulator as shown in Figure 6 . T ALU has been generated after the synthesi the internal architecture of ALU. The mod is displayed in Figure 7 which indicates operations. The addition operation takes p op_sel. Operation select lines are zero an value to the dat_a and dat_b and check dat_out as well as all flag register like carry auxiliary carry flag, parity flag, etc. Thus operation can be carried by changing the va 
D. Memory Module
In the simulation, result of Me ISE Software and modelsim simula 8. The RTL view of memory uni synthesis to display the internal Unit. The modelsim waveform is d indicates how the data can store in help of read and write operation. 
E. Memory Read Cycle
In Figure 10 , the RTL view of M been generated after the synthesis architecture of Memory Read waveform is displayed in Figure 11 Cycle when reset = '1' then both zero and when apply the clock pul points in data cell is generated a clock the data are in a position to g conversion. After some time it register. In this way, data are shift register and finally read the data at t emory Unit using Xilinx ator are shown in Figure  it is generated after the architecture of Memory displayed in Figure 9 . It n to the memory with the
Memory Module of Memory Module
Memory Read Cycle has s to display the internal Cycle. The modelsim 1. During Memory Read the mode operation are lse the data at ¼ and ¾ and when increment the go from serial to parallel will also shift to data ted to the particular data that location. 
F. Memory Write Cycle
In Figure 12 , the RTL view of Memory Write Cycle has been generated after the synthesis to display the internal architecture of Memory Write Cycle. The modelsim waveform is displayed in Figure 13 . During Memory Write Cycle when reset = '1' then both the wrn1 and wrn2 operation is one and when enable the clock detect the edge on write pulse. After some time, detect edge on write pulse to load transmit buffer. When increment the clock the data are in a position to go from transmit shift register to transmit buffer. In this way, data are shifted to the particular data register and finally write the data at that location. We bind all the above components inside this module. This module is stand at the top of hierarchy. Various pins are described below-:
• nand_ale : This pin indicates NAND flash advanced latch enable when this pin is high, the NAND flash memory controller work and when it is low, the NAND flash memory controller are in latch mode.
• nand_ce : This pin indicates NAND flash chip enable. When this pin is high the NAND flash memory controller are in working mode, it reflects that the data is storing in a memory in sequential order. When it is low, the NAND Flash memory controller do not worked. 
